Abstract-Baseline holder (BLH) circuits are used widely to stabilize the analog output of application-specific integrated circuits (ASICs) for high-count-rate applications. The careful design of BLH circuits is vital to the overall stability of the analog-signal-processing chain in ASICs. Recently, we observed self-triggered fluctuations in an ASIC in which the shaping circuits have a BLH circuit in the feedback loop. In fact, further investigations showed that methods of enhancing small-signal stabilities cause an even worse situation. To resolve this problem, we used large-signal analyses to study the circuit's stability. We found that a relatively small gain for the error amplifier and a small current in the non-linear stage of the BLH are required to enhance stability in large-signal analysis, which will compromise the properties of the BLH. These findings were verified by SPICE simulations. In this paper, we present our detailed analysis of the BLH circuits, and propose an improved version of them that have only minimal self-triggered fluctuations. We summarize the design considerations both for the stability and the properties of the BLH circuits.
mV is the noise level (root-mean-square (rms) value) at the baseline without the self-triggered pulses. channel will shift towards the power, or to ground, due to the leakage current of the detectors and the increased event rate.
Previously, a baseline holder (BLH) circuit was developed to stabilize the output baseline by establishing a low-frequency feedback loop to the shaping circuits without introducing extra noise or instabilities [4] . Compared to AC coupling, the nonlinear response of the BLH can minimize baseline shifting at high event-rates. Such a BLH was successfully implemented in several different application-specific integrated circuits (ASICs) [5] - [11] .
Recently, we observed self-trigged triangular-shape fluctuations on the baseline of an ASIC using a BLH circuit (Fig. 1) . We found no issue of stability in the shaper-BLH closed loop, either by small-signal analysis, or by SPICE simulation. However, the observed slow recovery time, similar to the response of the BLH to an injected signal opposite to the expected polarity, led us to analyze the large-signal response of the circuit to the noise and other perturbations. In Section II, we discuss the stability of the BLH circuit both in small-signal and large-signal analyses; it suggests that there is a trade-off between the stability and performance of the BLH circuit that ensures the stability of the circuit in a large-signal response. In Section III, we discuss some improved circuit structures. In Section IV, we detail our use of the SPICE simulation to validate our analyses, and to obtain the time-domain response of BLH to the noise on the baseline using transient-noise analysis. Some factors revealed 0018-9499 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. . Detailed structure of a BLH in [4] .
by this simulation, significantly degrade the large-signals' stability, as is discussed in Section V. The circuits are implemented in a -m CMOS technology with a 2.5-V power supply.
II. ANALYSIS OF BLH STABILITY
Generally, the baseline holder is inserted into a feedback loop including the entire shaping stage, as shown in Fig. 2 . We assumed that the input current signal, , viz. the output of the charge-sensitive amplifier (CSA), is unipolar, and that the leakage current has the same direction as the signal, as is common in CZT-based detector systems. The baseline holder has two functions: 1) Minimizing the variations of the output baseline caused by the leakage (DC) current, which is occasioned by the low-pass stage; and, 2) limiting the negative shift of the baseline caused by signals at high rates, which is fulfilled by the non-linear stage. This closed loop must be stable to prevent oscillations, as discussed in Ref. [4] .
A. Properties and Small-Signal Stability of BLH
We implemented a BLH circuit similar to the one described in [4] , which is shown in Fig. 3 . Both the non-linear stage and the low-pass stage were built using source followers due to their simple structure and low power consumption, as is needed in applications with a high channel-density. The source followers are biased at a tiny current (around 10 nA for the NL stage, and 10 pA for the LP stage [4] ) to drive large capacitors so hence, the slew rates are limited, and a non-linear I-V response to larger input signals is implemented. The BLH is designed for unipolar signals, while is positive, as shown in Fig. 2 . To simplify the analysis, the shaper in Fig. 2 is assumed to be a single-pole low-pass filter with a transfer function , where is the time constant, and is the DC trans-impedance gain. Given the voltage gain, , of the error amplifier, and the trans-conductance, , of the V-to-I output stage, the frequency response of the BLH can be modeled as a low-pass filter with two poles, as depicted in (1), where and respectively are the pole frequencies of the non-linear stage and the low-pass stage, and are the bias currents of both stages, and and are the load capacitors.
( 1) is the thermal potential with a value of 25.8 mV at 300 K, and is the sub-threshold slope factor of MOSFETs. Next, we rewrite some important conclusions from [4] to assist our further discussions here.
1) Small-Signal Stability: When is set much lower than and , the following requirements should be met for assuring enough phase-margin in the Shaper-BLH system. Generally, the left should be at least one to two orders-of-magnitude smaller than the right. (2) is the DC gain of the loop.
2) Close-Loop DC Gain: Under (2), the close-loop response and its DC gain, , can be approximated by (3) and (4) [4] .
indicates the baseline gain to the input leakage current that should be minimized.
3) High-Rate Performance: In ref. [4] , when the event rate of the input current pulses is high, the baseline shift was described by (5) , where is the supply power voltage, and is the peaking time of the output signal.
The coefficient is a constant at , and increases as thereafter. Equations (4) and (5) suggest the need for a larger and to assure the better performance of the BLH. Equation (2) reveals that, for good small-signal stability, the slew rate of the low-pass stage should be low, while that of the nonlinear stage should be relatively large. Considering the compromise between (2) and , should have the same magnitude as . It is noteworthy that as long as the second pole of the open-loop , increasing will enhance the circuit's stability. The parameters of BLH in the tested ASIC are listed in Table I ; the AC sweep simulation by the Silvaco SmartSpice simulator showed that a small-signal phase-margin of more than 90 degrees was achieved. Nevertheless, the closed loop still exhibited instability, and the self-trigged negative pulses on the baseline without signal inputs, as shown in Fig. 1 , and increasing actually worsened the oscillation, that is, in contrast to the small-signal analysis. Hence, we decided further to investigate the stability of the BLH by analyzing the circuit's large-signal response.
B. Transient Response of the Low-Pass Stage, and the Large-Signal Stability of the BLH
Since the pole of low-pass stage should be set at an extremely low frequency, and implementing large capacitors on the chip is impractical, the low-pass source follower must be biased at a very small value, typically no more than 100 pA. Thus, the MOSFET of the source follower works in the sub-threshold region; its relationship is exponential rather than square [12] , leading to a big variation in the trans-conductance, , even when the operation point changes only slightly. In this case, the large-signal response of MOSFET should be used to calculate the transient current, , when is changed. Fig. 4 is a detailed circuit of the low-pass stage. In the static state, (6) is used to describe the relationship between and the static voltages and of and [12] ,
where is a process-dominant parameter, and and , respectively, are the width and length of M1. In our design, W/L is m m for , and m m for . Both ratios are small enough to ensure a very low static current in the low-pass stage.
When there is no signal, the noise generated by the detector's leakage current and the front-end circuits may cause a small increase in the baseline voltage injected into the error amplifier of the BLH. If the output at the error amplifier is large enough, the output voltage of the non-linear stage decreases linearly with a slope equal to the slew rate of non-linear source follower,
. (7) The transient current of the source follower then will discharge the capacitor, , causing a decline in the output of the low-pass stage . The following equations can be used to describe this process.
Equations (6)- (9) can be transformed into a Riccati equation of with and can be solved as follows:
Considering the assumption in Section A, , (10) can be approximated to (11) during the discharging process. (11) Here, refers to the total time of such discharging process to when decreases at a constant rate, . Equations (10) and (11) indicate that the decrease on is smaller than the decrease on , and (as well as ) will increase exponentially with time, with a time constant of . This transient change of is much bigger than small-signal analysis, wherein is close to . As is the case in our ASIC, within a duration of s (twice the peaking time of a 3rd CR-RC shaper [13] ) it will generate , viz., much larger than the designed bias current. The discharging current will cause an increase of the feedback current shown in Fig. 2 with a peak value of (12) . As also increases exponentially with a time constant, , comparable to , the baseline according could even drop below the original value, leading to increase of and a cessation of the discharging process at the time .
After that, as shown in Fig. 5 , will decrease exponentially to almost 0. The falling time of (as well as ) is smaller than because both the drop of and the increase of will force in LP stage to cut off quickly. However, it is determined by the time-domain response of the shaping circuit, the error amplifier and the NL stage altogether. A SPICE simulation can be used to derive the accurate value of , which is explained in Section IV-A. Since is the integration of , the peak value can be multiplied by a simple factor , which is related to the ratio of . After that, the charging current to is almost constant and equal to , and is:
Thus, in a case when signals with polarity opposite to the normal detector signals are injected, the baseline voltage will recover in a very slow rate proportional to . During this recovery period, M1 is cut-off so there is no discharging on until the baseline returns to the normal value.
Therefore, a negative triangular-shaped voltage pulse will occur at the baseline, similar to the measurement in Fig. 1 . The entire process is depicted in Fig. 6 , which agrees with SPICE simulation discussed later in this paper. During the charging process, the variation rate of the baseline is slow compared with , and thus, the can be approximated by a step function, while the DC trans-impedance of the shaper can be used to calculated the peak amplitude of the negative pulse:
Such a pulse, triggered by the noise, cannot be derived using only small-signal analysis and can occur randomly over time with and without signal inputs, so resulting in random fluctuation on the baseline. Thus, we suggest that large-signal stability should be considered, wherein the height of the negative pulse in (14) should be smaller than the noise level, itself, at the baseline. (15) To calculate the discharging time , we assumed that the noise pulses at the baseline bear a similar normalized waveform as do the signals with amplitude of , and that they are separated from the following negative triangular pulses caused by the feedback. During the discharging process, the output of the error amplifier can be estimated as . Then, is the time when goes across at the lagging edge (i.e., after the peaking time, ), before which the slope of is limited to the slew rate , as explained in Fig. 6. (16) Fig. 7 . Numerical solution of from (16) . For the whole channel of our tested ASIC, mV as specified in Table I .
Equation (16) can be solved numerically. For the 3rd CR-RC shaper in the test ASIC, and using the parameters in Table I , we found that the result of will increase when either or increases, as shown in Fig. 7 . Particularly, an increase in will cause an almost exponential increase of (i.e., and ), which entails a heavier instability on the baseline. Also, it should be considered that when more than two noise-pulses occur simultaneously, their overlap can generate much larger than the solution to (16), leading to an exponential increase of
. Thus the assumption of should be larger, as discussed later in Section V. Apparently, the key to stopping the whole process and enhancing the large-signal stability of BLH is to limit the discharging current described in (14) , which is exponential to the product of . Decreasing and will help, but a reduced could introduce instabilities in the small signals, and smaller should be a compromise with the high-rate performance of BLH, already shown in (5). Thus, we introduced the new circuit structures to improve the large-signal stability of the shaper-BLH loop in next section.
III. IMPROVED DESIGN OF THE BLH FOR LARGE-SIGNAL STABILITY
To limit the discharging current, another current source M0 is connected to the drain node of the LP source follower (Fig. 8) , as discussed in [4] . The bias current of M0 is designed as twice that of the bias current of , so the current, , should be limited up to . is about 20 mV in the static condition. When decreases, will go up to , bringing the source-drain voltage of almost down to 0, and reducing the current to . However, since there are the parasitic drain-bulk capacitors, and , the transient discharging current, , still can be much larger than , so generating a large-value to discharge . Assuming constantly is equal to , using (11) we can derive an approximate and its time using (17) and (18) ( ).
(17) When , the maximum discharging current can be limited to (18), and the amplitude of the negative voltage pulse in (14) can be replaced by the following:
(19) Equation (19) provides an upper limit to the amplitude of the negative pulses, which is independent of the NL-stage current and discharging time, , but is sensitive to the parasitic parameters. In our design, we selected the channel width of both and as the minimum value ( m) in our CMOS process, leading to a minimum fF, which is limited by the fabrication process. Meanwhile should be sufficiently high to allow all MOSFETs to work at their proper static condition. For a of around 0.8 V, is about 5 nA, still much larger than the DC bias current of the LP stage. A source-bulk-connected PMOS can be used to decrease the discharging current ( Fig. 9(a) ); in this case, the current, , will flow only in the opposite direction to , so reducing the equivalent capacitor at node E to . However, such a source-bulk connection will affect the threshold voltage , so requiring the redesign of the static voltage at each node. Extra area is also needed to implement a separate N-well in the layout; thus, we did not adopt this method in our current ASIC.
To minimize the voltage change in (19), we introduced a float voltage to the source node of to elevate the static value of , so enhancing the large-signal stability of the BLH (Fig. 9(b) ).
was implemented by a MOSFET voltage-divider in our design, and was optimized ensuring that operates in the saturation region. For a small-signal input, the source of is connected equivalently to the ground via a small resistor, so maintaining all the conditions in (3)-(5). The proposed ratios are ( m m) for both and , and ( m m) for .
IV. CIRCUIT SIMULATION WITH SPICE
We used the Silvaco SmartSpice simulator to analyze the transient response of our BLH. First, we simulated the negative pulses triggered by a single noise-pulse at the baseline, and then compared them with our theoretical analyses in Sections II and III. The influence of varying and are shown. Then, we invoked transient noise simulation to study the transient response to noise sources in both the detectors and the electronics.
A. Transient Response of BLH to Single Noise-Pulses at the Baseline
At the input of the shaper, we injected a 5-fC current pulse to generate a noise pulse of mV amplitude at the baseline, i.e., twice the measured root-mean-square (rms) value on the baseline, and equal to an ENC of . Fig. 10 shows the simulated waveforms of baseline voltage , the NL stage output voltage , the LP capacitor's discharging current , and the BLH feedback current, . We found that the input signal triggered an exponentially increasing, and slowly decreasing feedback current, , so generating a triangular-shaped negative pulse on the baseline, immediately after the output pulse. This finding agrees with the analysis depicted in Fig. 6 . By measuring the ratio between and , we derived a simple multiplication factor of 1.6 as the correction to the in (14) . In general, to assure safety in a new design, we could estimate the falling time of as being the same as its rising time, thus an estimate of was chosen for consideration in our design.
To analyze the pulse height influenced by and , we employed values from 10 to 100, and from 10 nA to 100 nA. We noted that the range we chose for guarantees that is within , so maintaining the properties summarized in Section II-A. Fig. 11 compares the calculations and the SPICE simulations, both of which indicate an exponential increase with . Their variation, according to , is almost linear, a conclusion that also can be derived by the approximate linear relationship shown in Fig. 7 (left) .
We also simulated the situation where the current-control structures shown in Figs. 8 and 9 were used; the results are shown in Fig. 12 . When no source-shifting structure was used, the parasitic capacitor was fF, and is 0.8 V. The source-shifting structure we used lowered to 0.3 V. The limit of the height of the feedback pulse, , was found both by calculation and simulation, indicating our validation of this approach to enhancing the stability in the large-signal response.
B. Transient Noise Simulations
To analyze the response of the time-domain of the circuit to the noise, we analyzed the transient noise using the SmartSpice simulator. The software uses Monte-Carlo techniques to generate random numbers with a Gaussian distribution based on intensity of the noise each device should produce [14] . Thus, noise can be taken into account in simulating a transient response. Fig. 13 shows the waveforms of such transient-noise simulations. When no negative pulses occur, the noise level at is 10 mV (rms), similar to the test results. Since the discharging current in the LP stage is the key to the whole process described in Section III, its standard deviation value in the simulation results can indicate the large-signal stability. We simulated the transient response of shaper and the BLH over 5 minutes in one run (Fig. 13) , and employed 10 samples with difference initial seed for the Monte Carlo approach. Table II summarizes the results. Both the decrease in and can reduce the discharging process, as detailed before. It also was found that the current mirror and source voltage shift (Fig. 8) ; and, (c) Current mirror and voltage shift added ( Fig. 9(b) ). structure can contribute to the large-signal stability by limiting the peaking value of the discharging current (Fig. 14) . It is found that by adopting both the current mirror-and source-voltageshift-structures, can be left as 100 while maintaining a comparable stability performance as , which can reduce the variation of the baseline caused both by the leakage current and counting rate by a factor of 2.5, as revealed in (4) and (5) . This is validated in our newly designed ASIC. Since such instability from the large-signal process cannot just be derived from simulations of an AC noise analysis or small-signal stability, the simulation of transient noise, combined with Monte Carlo calculations will be useful when designing a BLH to evaluate the outcome on the baseline of such randomly occurring negative pulses V. DISCUSSION
A. Effects from Noise Overlap
As detailed in Section IV-A, we found that the maximum caused by twice the noise level, , is quite small compared with to the itself; thus, for most cases we simulated, a large-signal stability of (15) should be obtained. However, in the simulating the transient noise, bigger variations than calculated still occurred occasionally in the baseline. We found that the overlap of noise pulses will cause to be larger than (16) . Looking back at (11) and (14), we found that a variation of influences significantly since they have an exponential relationship.
As discussed, the entire process can be triggered only by a positive pulse on the baseline. There could be three timing relations between two noise-pulses; the results of their SPICE transient simulations results are shown in Fig. 15 . When two pulses occur successively (as shown in Fig. 15(b) ), the combination of two linear ones decreasing on will generate a single exponential pulse with a duration of up to , so resulting in a much larger negative pulse. When the two pulses are too close to each other ( Fig. 15(a) ), the discharge duration is shorter than and the overlap of pulses approximately generates a single pulse with a height of . According to Fig. 7 , increases approximately linearly with , so finally only a negative value of can be found on the baseline. In the case wherein the later pulse occurs within the recovery time of the first pulse (Fig. 15(c) and (d) ), the current flowing through the LP-stage source follower is smaller than ; thus, triggered by the latter pulse is smaller, and the final variation of the baseline also is smaller than . As the noise pulses are distributed randomly over time with their intervals following an exponential distribution [15] , we assumed that the possibility is small of more than two positive pulses occurring exactly one after another; thus the maximum discharging time of can be used to evaluate the stability of the BLH. Fig. 16 shows the ratio of changing with when , so providing a large big increase in when the discharging duration is from to . A more precise prediction of the random discharging process can be obtained by using more detailed time-domain noise models.
B. Design Considerations for Both Small-Signal-and Large-Signal-Stability
The properties and stability requirement of BLH circuits are summarized in (22) where is derived using (16) , and twice the value is used for analyzing stability. is the multiplication factor we described in Section IV-A, and is estimated as 2 for safety. For a specific shaping system, , (related to ), and the noise level, , are fixed and there are four parameters to be optimized:
. Thus, we generally can obtain the design flow of a BLH.
(20)
The first two properties are required by the system, so both and have their lower limits. For the third equation on small-signal stability, we can introduce a factor which should be larger than 10 and maximized: , and exponentially with ; therefore should be minimized, and should be maximized to ensure that condition (22) is met.
After that, all the optimizations of , , , and will make the an extremely small value. The main challenge lies in implementing the large capacitor on the chip, especially for high-density multichannel readout. Some methods were developed to implement large equivalent capacitors by using active feedback [16] . However, extra circuits and power consumption are costly. In this case, however, the current limiting structure is of much help, which frees the large-signal's stability free from the NL stage and . However, we noted that both the parasitic capacitor , and bias voltage should be minimized, and they all have limitations.
VI. CONCLUSIONS
In this paper, we used large-signal analysis to explain the instability in BLH circuits, and then generated the design requirements for enhancing the large-signal stability of the circuit. Besides the fact that an extremely low frequency is required at the low-pass stage to ensure the small-signal stability, our analysis showed that both the gain of the error amplifier, and the slew rate of non-linear stage are critical to the stability of the circuit, and their values should be selected based on the trade-off between the stability and performance of the BLH. We also analyzed the case where extra current control is used in a low-pass stage, and we implemented the source shifting circuit structure in our newly designed ASIC, which is able to suppress the fluctuation, whilst maintaining the good performance of the BLH.
SPICE circuit simulations were carried out in our analysis to verify our conclusions at each step. The transit noise simulation provided by SPICE simulators is especially useful in the stability and noise analysis of the BLH, and also provides guidance for the designing the circuit even though an improved time-domain noise model is in need to estimate the fluctuation amplitude more accurately, a problem that will be resolved in our future work.
